ITE Technical Group Submission System
Conference Schedule
Online Proceedings
[Sign in]
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 31 of 31 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IST 2020-03-27
17:00
Tokyo Kikaishinko kaikan
(Postponed)
A 0.5e-rms Noise 1.45um-Pitch CMOS Image Sensor with Reference Shared In-Pixel Differential Amplifier at 8.3Mpixel 35fps
Hideki Naganuma, Mamoru Sato, Yuhi Yorikado, Yusuke Matsumura, Eriko Kato, Takuya Toyofuku, Akihiko Kato, Yusuke Oike (SSS)
We fabricated a 1.45-um pixel, back-illuminated stacked 1/2.8-inch CIS that uses a reference-shared in-pixel differentia... [more] IST2020-24
pp.77-80
IST 2018-03-09
11:00
Tokyo NHK Housou-Gijyutu Lab. A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC
Koji Ogawa, Masaki Sakakibara, Shin Sakai, Yasuhisa Tochigi, Katsumi Honda, Hidekazu Kikuchi, Takuya Wada, Yasunobu Kamikubo, Tsukasa Miura, Masahiko Nakamizo (Sony Semiconductor Solutions), Naoki Jyo, Ryo Hayashibara (Sony Semiconductor Manufacturing), Yohei Furukawa, Shinya Miyata (Sony LSI Design), Satoshi Yamamoto, Yoshiyuki Ota, Hirotsugu Takahashi, Tadayuki Taura, Yusuke Oike, Keiji Tatani, Takayuki Ezaki, Teruo Hirayama (Sony Semiconductor Solutions)
 [more] IST2018-14
pp.13-16
IST 2018-03-09
11:40
Tokyo NHK Housou-Gijyutu Lab. A 1/4-inch 3.9Mpixel Low Power Event-driven Back-illuminated Stacked CMOS Image sensor
Oichi Kumagai, Atsumi Niwa, Katsuhiko Hanzawa, Hidetaka Kato, Shinichiro Futami, Toshio Ohyama, Tsutomu Imoto, Masahiko Nakamizo (Sony Semiconductor Solutions), Hirotaka Murakami (Sony Electronics), Tatsuki Nishino, Anas Bostamam, Takahiro Iinuma, Naoki Kuzuya (Sony Semiconductor Solutions), Kensuke Hatsukawa (Sony LSI Design), Brady, Frederick, Bidermann, William (Sony Electronics), Toshifumi Wakano (Sony Semiconductor Solutions), Hayato Wakabayashi, Yoshikazu Nitta (Sony Electronics)
The applications, in battery-limited environments, can profit from an event-driven approach for moving-object detection.... [more] IST2018-16
pp.21-24
IST 2018-03-09
13:50
Tokyo NHK Housou-Gijyutu Lab. An Experimental CMOS Photon Detector with 0.5e- RMS Temporal Noise and 15μm pitch Active Sensor Pixels
Toshiyuki Nishihara, Matsuo Matsumura,, Tsutomu Imoto, Kenichi Okumura, Yorito Sakano, Yuhi Yorikado, Yoshiaki Tashiro, Hayato Wakabayashi, Yusuke Oike, Yoshikazu Nitta (Sony Semiconductor Solutions)
This is the first reported non-electron-multiplying CMOS Image Sensor (CIS) photon-detector for replacing Photo Multipli... [more] IST2018-19
pp.35-38
IST 2018-03-09
15:30
Tokyo NHK Housou-Gijyutu Lab. Near-infrared Sensitivity Enhancement of a Back-illuminated Complementary Metal Oxide Semiconductor Image Sensor with a Pyramid Surface for Diffraction Structure
Itaru Oshiyama, Sozo Yokogawa, Harumi Ikeda, Yoshiki Ebiko, Tomoyuki Hirano, Suguru Saito, Oinoue Takashi, Yoshiya Hagimoto, Hayato Iwamoto (SSS)
 [more] IST2018-23
pp.51-54
IST 2017-11-13
13:00
Tokyo Morito memorial Hall [Invited Talk] A 1000fps High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs and its Applications
Shinichi Yoshimura, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Masatsugu Kobayashi, Sayaka Shida, Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe, Masatoshi Ishikawa (University of Tokyo)
A 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps at 2×2 binning mode) vision chip with 3D-stacked CMOS image sensor ha... [more] IST2017-60
pp.1-4
IST 2017-09-25
15:25
Tokyo Kikai-Shinko-Kaikan Bldg. Region Control Oriented Stacked CMOS Image Sensor with Array-Parallel ADC Architecture
Takahito Yamauchi, Tomohiro Takahashi (Sony Semiconductor Solutions), Yuichi Kaji (Sony Electronics Incorporated), Yasunori Tsukuda, Shinichiro Futami (Sony Semiconductor Solutions), Katsuhiko Hanzawa, Ping Wah Wong, Frederick Brady, Phil Holden, Thomas Ayers (Sony Electronics Incorporated), Kyohei Mizuta, Susumu Ohki, Keiji Tatani, Takashi Nagano (Sony Semiconductor Solutions), Hayato Wakabayashi (Sony Electronics Incorporated), Yoshikazu Nitta (ony Semiconductor Solutions)
A 4.1Mpix 280fps stacked CMOS image sensor with array-parallel ADC architecture is developed for region control applicat... [more] IST2017-57
pp.35-38
IST 2017-09-25
16:25
Tokyo Kikai-Shinko-Kaikan Bldg. A 224 ke Linear Saturation Signal Global Shutter CMOS Image Sensor with 3.875um pixel, in-pixel Pinned Storage, and Lateral Overflow Integration Capacitor
Shin Sakai, Yorito Sakano, Yoshiaki Tashiro, Yuri Kato, Kentaro Akiyama, Katsumi Honda, Mamoru Sato, Masakai Sakakibara, Tadayuki Taura, Kenji Azami, Tomoyuki Hirano, Yusuke Oike, Yasunori Sogo, Takayuki Ezaki, Tadakuni Narabu, Teruo Hirayama (SSS), Shigetoshi Sugawa (Tohoku Univ.)
 [more] IST2017-59
pp.43-46
IEICE-SDM, IEICE-ICD, IST [detail] 2017-07-31
11:15
Hokkaido Hokkaido-Univ. Multimedia Education Bldg. [Invited Talk] A cross point Cu-ReRAM with a novel OTS selector for storage class memory applications
Shuichiro Yasuda, Kazuhiro Ohba, Tetsuya Mizuguchi, Hiroaki Sei, Masayuki Shimuta, Katsuhisa Aratani, Tsunenori Shiimoto, Tetsuya Yamamoto, Takeyuki Sone, Seiji Nonoguchi, Jun Okuno, Akira Kouchiyama, Wataru Otsuka, Keichi Tsutsui (Sony Semiconductor Solutions)
 [more]
IST 2017-03-10
10:00
Tokyo NHK Research Lab. Auditorium (Setagaya) A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing
Masatsugu Kobayashi, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Sayaka Shida (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe (University of Tokyo), Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masatoshi Ishikawa (University of Tokyo)
We have developed a 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps 2×2 binning) vision chip with 3D-stacked CMOS image... [more] IST2017-9
pp.3-6
IEICE-ICD, IEICE-SDM, IST [detail] 2016-08-01
15:25
Osaka Central Electric Club [Invited Lecture] A 0.7V 1.5-to-2.3mW GNSS Receiver with 2.5-to-3.8dB NF in 28nm FD-SOI
Ken Yamamoto, Kenichi Nakano, Gaku Hidai, Yuya Kondo, Hitoshi Tomiyama, Hideyuki Takano, Fumitaka Kondo, Yusuke Shinohe, Hidenori Takeuchi, Nobuhisa Ozawa (SSS), Shingo Harada, Shinichiro Eto, Mari Kishikawa, Daisuke Ide, Hiroyasu Tagami (Sony LSI Design)
 [more]
 Results 21 - 31 of 31 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to ITE Web Page]


The Institute of Image Information and Television Engineers (ITE), Japan