ITE Technical Group Submission System
Conference Schedule |
Online Proceedings
[Sign in]
|
|
|
|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| IEICE-ICD, IEICE-SDM, IST [detail] |
2023-08-01
15:25 |
Hokkaido |
(Primary: On-site, Secondary: Online) |
[Invited Talk]
Low-Frequency Noise Source in Cryogenic Operation of Short-Channel Bulk MOSFETs
Takumi Inaba, Hiroshi Oka, Hidehiro Asai, Hiroshi Fuketa, Shota Iizuka, Kimihiko Kato, Shunsuke Shitakata, Koichi Fukuda, Takahiro Mori (AIST) |
[more] |
|
| IEICE-ICD, IEICE-SDM, IST [detail] |
2022-08-09
11:05 |
Online |
On-line |
[Invited Talk]
Effect of Conduction Band Edge States on Coulomb-Limiting Electron Mobility in Cryogenic MOSFET Operation
Hiroshi Oka, Takumi Inaba, Shota Iizuka, Hidehiro Asai, Kimihiko Kato, Takahiro Mori (AIST) |
[more] |
|
| IEICE-ICD, IEICE-SDM, IST [detail] |
2022-08-09
11:50 |
Online |
On-line |
TCAD Analysis for threshold voltage increase in cryogenic MOSFET operation
Hidehiro Asai, Takumi Inaba, Junichi Hattori, Koichi Fukuda, Hiroshi Oka, Takahiro Mori (AIST) |
[more] |
|
| IEICE-SDM, IEICE-ICD, IST [detail] |
2021-08-17
10:15 |
Online |
Online |
[Invited Talk]
Buried nanomagnet realizing high-speed/low-variability silicon spin qubits: implementable in error-correctable large-scale quantum computers
Shota Iizuka, Kimihiko Kato, Atsushi Yagishita, Hidehiro Asai, Tetsuya Ueda, Hiroshi Oka, Junichi Hattori, Tsutomu Ikegami, Koichi Fukuda, Takahiro Mori (AIST) |
[more] |
|
| IEICE-SDM, IEICE-ICD, IST [detail] |
2019-08-07
14:15 |
Hokkaido |
Hokkaido Univ., Graduate School /Faculty of Information Science and |
TCAD analysis of the fringe-field effect on transfer characteristics of 2D channel FET
Hidehiro Asai, Wen Hsin Chang, Naoya Okada, Koich Fukuda, Toshifumi Irisawa (AIST) |
[more] |
|
| IEICE-SDM, IEICE-ICD, IST [detail] |
2017-07-31
12:00 |
Hokkaido |
Hokkaido-Univ. Multimedia Education Bldg. |
TCAD Simulation of C-TFET Circuit with Drain Offset Structure
Hidehiro Asai, Takahiro Mori, Junich Hattori, Takashi Matsukawa, Koichi Fukuda (AIST) |
[more] |
|
|
|
|
|
|
[Return to Top Page]
[Return to ITE Web Page]
|