ITE Technical Group Submission System
Conference Schedule
Online Proceedings
[Sign in]
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IST 2022-09-22
13:30
Tokyo Kikai-Shinko-Kaikan Bldg.
(Primary: On-site, Secondary: Online)
A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency
Chihiro Tomita, Koichiro Zaitsu, Akira Matsumoto, Mizuki Nishida, Yusuke Tanaka, Hirofumi Yamashita, Yusuke Satake (SSS), Takashi Watanabe, Kunihiko Araki, Naoki Nei (SCK), Keiichi Nakazawa, Junpei Yamamoto, Mutsuo Uehara (SSS), Hiroyuki Kawashima, Yusaku Kobayashi (SCK), Tomoyuki Hirano, Keiji Tatani (SSS)
 [more] IST2022-34
pp.1-4
IEICE-ICD, IEICE-SDM, IST [detail] 2022-08-08
09:00
Online On-line [Invited Talk] A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency
Koichiro Zaitsu, Akira Matsumoto, Mizuki Nishida, Yusuke Tanaka, Hirofumi Yamashita, Yosuke Satake (Sony Semiconductor Solutions), Takashi Watanabe, Kunihiko Araki, Naoki Nei (Sony Semiconductor Manufacturing), Keiichi Nakazawa, Junpei Yamamoto, Mutsuo Uehara (Sony Semiconductor Solutions), Hiroyuki Kawashima, Yusaku Kobayashi (Sony Semiconductor Manufacturing), Tomoyuki Hirano, Keiji Tatani (Sony Semiconductor Solutions)
 [more]
IST 2022-03-28
09:55
Online   3D Sequential Process Integraton for CMOS Image Sensor
Keiichi Nakazawa, Junpei Yamamoto, Shigetaka Mori, Shintarou Okamoto, Akito Shimizu, Koichi Baba, Nobutoshi Fujii, Mutsuo Uehara, Katsunori Hiramatsu, Hideomi Kumano, Akira Matsumoto, Kouichirou Zaitsu, Hidetoshi Ohnuma, Keiji Tatani, Tomoyuki Hirano, Hayato Iwamoto (Sony Semconductor Solutions Corp.)
We developed a new structure of pixel transistors stacked over photodiode named “2-Layer Transistor Pixel Stacked CMOS I... [more] IST2022-12
pp.9-12
IST 2021-03-26
12:50
Tokyo Online A Back Illuminated 10μm SPAD Pixel Array Comprising Full Trench Isolation and Cu-Cu Bonding with Over 14% PDE at 940nm
Kyosuke Ito, Yusuke Otake, Yoshiaki Kitano, Akira Matsumoto, Junpei Yamamoto, Takayuki Ogasahara, Hiroki Hiyama, Ryusei Naito, Kohei Takeuchi, Takanori Tada, Kosaku Takabayashi, Hajime Nakayama, Keiji Tatani, Tomoyuki Hirano, Toshifumi Wakano (SONY)
A state of the art Back Illuminated (BI) Single Photon Avalanche Diode (SPAD) array sensor realized via a 90nm CMOS proc... [more] IST2021-14
pp.25-28
IST 2021-03-26
13:45
Tokyo Online Low power consumption and high resolution 1280X960 Gate Assisted Photonic Demodulator pixel for indirect Time of flight
Yoshiki Ebiko (SSS)
 [more] IST2021-16
pp.33-37
IST 2020-03-27
09:00
Tokyo Kikaishinko kaikan
(Postponed)
A 1/2inch 48M All PDAF CMOS Image Sensor Using 0.8μm Quad Bayer Coding 2×2OCL with 1.0lux Minimum AF Illuminance Level
Tatsuya Okawa, Susumu Ooki, Hiroaki Yamajo, Masakazu Kawada, Masayuki Tachi, Kazuhiro Goi, Takatsugu Yamasaki, Hiroki Iwashita, Masahiko Nakamizo, Takayuki Ogasahara, Yoshiaki Kitano, Keiji Tatani (Sony)
Currently, there are two coding trends in mobile image sensors: Quad Bayer coding (QBC) and dual photodiode (DPD). QBC r... [more] IST2020-8
pp.1-5
IST 2018-03-09
11:00
Tokyo NHK Housou-Gijyutu Lab. A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC
Koji Ogawa, Masaki Sakakibara, Shin Sakai, Yasuhisa Tochigi, Katsumi Honda, Hidekazu Kikuchi, Takuya Wada, Yasunobu Kamikubo, Tsukasa Miura, Masahiko Nakamizo (Sony Semiconductor Solutions), Naoki Jyo, Ryo Hayashibara (Sony Semiconductor Manufacturing), Yohei Furukawa, Shinya Miyata (Sony LSI Design), Satoshi Yamamoto, Yoshiyuki Ota, Hirotsugu Takahashi, Tadayuki Taura, Yusuke Oike, Keiji Tatani, Takayuki Ezaki, Teruo Hirayama (Sony Semiconductor Solutions)
 [more] IST2018-14
pp.13-16
IST 2018-03-09
12:00
Tokyo NHK Housou-Gijyutu Lab. [Invited Talk] Pixel/DRAM/logic 3-layer stacked CMOS image sensor technology
Hidenobu Tsugawa, Hiroshi Takahashi, Ryoichi Nakamura, Taku Umebayashi, Tomoharu Ogita, Hitoshi Okano, Kazuya Iwase, Hiroyuki Kawashima, Takatsugu Yamasaki, Daisuke Yoneyama, Jun Hashizume, Tsutomu Nakajima, Kenichi Murata, Yoshikazu Kanaishi, Kenji Ikeda, Keiji Tatani, Hajime Nakayama, Tsutomu Haruta, Tetsuo Nomoto (Sony)
 [more] IST2018-17
pp.25-29
IST 2017-09-25
15:25
Tokyo Kikai-Shinko-Kaikan Bldg. Region Control Oriented Stacked CMOS Image Sensor with Array-Parallel ADC Architecture
Takahito Yamauchi, Tomohiro Takahashi (Sony Semiconductor Solutions), Yuichi Kaji (Sony Electronics Incorporated), Yasunori Tsukuda, Shinichiro Futami (Sony Semiconductor Solutions), Katsuhiko Hanzawa, Ping Wah Wong, Frederick Brady, Phil Holden, Thomas Ayers (Sony Electronics Incorporated), Kyohei Mizuta, Susumu Ohki, Keiji Tatani, Takashi Nagano (Sony Semiconductor Solutions), Hayato Wakabayashi (Sony Electronics Incorporated), Yoshikazu Nitta (ony Semiconductor Solutions)
A 4.1Mpix 280fps stacked CMOS image sensor with array-parallel ADC architecture is developed for region control applicat... [more] IST2017-57
pp.35-38
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to ITE Web Page]


The Institute of Image Information and Television Engineers (ITE), Japan