ITE Technical Group Submission System
Conference Schedule
Online Proceedings
[Sign in]
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 3 of 3  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
IST 2021-03-26
13:15
Tokyo Online A 189×600 Back-Illuminated Stacked SPAD Direct Time-of-Flight Depth Sensor for Automotive LiDAR Systems
Oichi Kumagai, Junichi Ohmachi, Masao Matsumura, Shinichiro Yagi, Kenichi Tayu (Sony Semiconductor Solutions), Keitaro Amagawa (Sony LSI Design), Tomohiro Matsukawa, Osamu Ozawa, Daisuke Hirono, Yasuhiro Shinozuka, Ryutaro Homma (Sony Semiconductor Solutions), Kumiko Mahara (Sony LSI Design), Toshio Ohyama, Yousuke Morita, Shohei Shimada (Sony Semiconductor Solutions), Takahisa Ueno (Sony Depthsensing Solutions), Akira Matsumoto, Yusuke Otake, Toshifumi Wakano, Takashi Izawa (Sony Semiconductor Solutions)
 [more] IST2021-15
pp.29-32
IST 2017-11-13
13:00
Tokyo Morito memorial Hall [Invited Talk] A 1000fps High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs and its Applications
Shinichi Yoshimura, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Masatsugu Kobayashi, Sayaka Shida, Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe, Masatoshi Ishikawa (University of Tokyo)
A 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps at 2×2 binning mode) vision chip with 3D-stacked CMOS image sensor ha... [more] IST2017-60
pp.1-4
IST 2017-03-10
10:00
Tokyo NHK Research Lab. Auditorium (Setagaya) A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing
Masatsugu Kobayashi, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Sayaka Shida (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe (University of Tokyo), Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masatoshi Ishikawa (University of Tokyo)
We have developed a 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps 2×2 binning) vision chip with 3D-stacked CMOS image... [more] IST2017-9
pp.3-6
 Results 1 - 3 of 3  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to ITE Web Page]


The Institute of Image Information and Television Engineers (ITE), Japan