ITE Technical Group Submission System
Conference Schedule |
Online Proceedings
[Sign in]
|
|
|
|
|
All Technical Committee Conferences (Searched in: Recent 10 Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| IEICE-MRIS, IEICE-CPM, MMS [detail] |
2024-11-01
12:10 |
Nagano |
Shinshu Univ.
(Primary: On-site, Secondary: Online) |
[Invited Talk]
Development of oxide-based leaky-integrating transistor for spiking neural networks
Hisashi Inoue (AIST), Hiroto Tamura (Univ. Tokyo), Ai Kitoh (AIST), Xiangyu Chen, Zolboo Byambadorj (Univ. Tokyo), Takeaki Yajima (Kyushu Univ.), Yasushi Hotta (Univ. Hyogo), Tetsuya Iizuka (Univ. Tokyo), Gouhei Tanaka (Univ. Tokyo/Nagoya Inst. Tech.), Isao Inoue (AIST) |
[more] |
|
| IEICE-ICD, IEICE-SDM, IST [detail] |
2024-08-05
11:25 |
Hokkaido |
(Primary: On-site, Secondary: Online) |
Performance Enhancement and Design Optimization of Analog-to-Digital Converters Utilizing Dynamic Logics
Yuhao Xu, Ritaro Takenaka, Shuowei Li, Haoming Zhang, Tetsuya Iizuka (UTokyo) |
This paper presents a study on performance optimization techniques for SAR ADC by addressing the bottlenecks in speed pe... [more] |
|
| IEICE-ICD, IEICE-SDM, IST [detail] |
2022-08-08
16:20 |
Online |
On-line |
[Invited Talk]
A 3.3-GHz 4.6-mW Fractional-N Type-II Hybrid Switched-Capacitor Sampling PLL Using CDAC-Embedded Digital Integral Path with -80-dBc Reference Spur
Zule Xu, Masaru Osada, Tetsuya Iizuka (UTokyo) |
[more] |
|
|
|
|
|
|
[Return to Top Page]
[Return to ITE Web Page]
|