ITE Technical Group Submission System
Conference Schedule |
Online Proceedings
[Sign in]
|
|
|
|
|
All Technical Committee Conferences (Searched in: Recent 10 Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| IEICE-EID, IDY, SID-JC, IEIJ-SSL, IEE-EDD |
2025-01-24
09:40 |
Shizuoka |
|
[Poster Presentation]
Addition of hidden Information to image by modulation of color difference between adjacent pixels
Yoshihiro Watanabe, Tomokazu Shiga (UEC) |
A method for information hiding in images by modulating the saturation of pixels has been proposed. Saturation
between ... [more] |
IDY2025-23
pp.88-91 |
| IEICE-EID, 3DMT, IDY, IEE-OQD, SID-JC [detail] |
2021-11-12
15:05 |
Online |
|
Color manipulation for 3D swept-volume display using material-fusion methods
Tananan Tangjitruamboon, Hao-Lun Peng, Yoshihiro Watanabe (Tokyo Tech) |
This paper reports a volumetric display using physical materials. In the conventional system, it was difficult to change... [more] |
IDY2021-22 3DIT2021-47
pp.11-17 |
| AIT, IIEEJ, AS, CG-ARTS |
2020-03-13
13:00 |
Tokyo |
Tokyo University of Technology
(Cancelled) |
Visualization of Cosmetic Application Area by Wavelength-Selective Imaging
Mayuka Tsuji, Yoshihiro Watanabe, Takenori Ishikawa, Daiki Kijima, Keishi Hashimoto, Hiroyuki Kubo (NAIST) |
[more] |
AIT2020-56
pp.25-28 |
| IEICE-EID, IDY, HI, 3DMT, IEE-OQD, SID-JC [detail] |
2019-10-24
16:45 |
Tokyo |
Kikai-Shinko-Kaikan Bldg |
Preliminary experiment for networked dynamic projection mapping
Wanlong Li, Cheng Luo, Takashi Nomoto, Yoshihiro Watanabe (Tokyo Tech) |
[more] |
IDY2019-52 HI2019-70 3DIT2019-27
pp.29-32 |
| IEICE-EID, IDY, HI, 3DMT, IEE-OQD, SID-JC [detail] |
2018-10-25
13:00 |
Tokyo |
Kikai-Shinko-Kaikan Bldg |
Study on Projection Method Using Mirrors Toward Downsized Integral Photography System
Masahiko Yasui (Tokyo Univ.), Yoshihiro Watanabe (Tokyo Tech), Masatoshi Ishikawa (Tokyo Univ.) |
[more] |
IDY2018-41 HI2018-56 3DIT2018-20
pp.1-3 |
| IST |
2018-09-25
14:50 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Next-generation Fundus Camera with Full Color Image Acquisition with Advanced NIR Multi-Spectral Imaging System
-- High Speed Vision System and Its Impact on Various Intelligent Applications --
HIrofumi Sumi (UTokyo), Hironari Takehara, Daiki Shirahige, Shunsuke Miyazaki, Kiyotaka Sasagawa, Takashi Tokuda (NAIST), Norimasa Kishi, Yoshihiro Watanabe (UTokyo), Jun Ohta (NAIST), Masatoshi Ishikawa (UTokyo) |
This research describes the development of the next-generation of fundus cameras with a high frame-rate, based on intell... [more] |
IST2018-50
pp.13-16 |
| IST |
2017-11-13
13:00 |
Tokyo |
Morito memorial Hall |
[Invited Talk]
A 1000fps High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs and its Applications
Shinichi Yoshimura, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Masatsugu Kobayashi, Sayaka Shida, Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe, Masatoshi Ishikawa (University of Tokyo) |
A 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps at 2×2 binning mode) vision chip with 3D-stacked CMOS image sensor ha... [more] |
IST2017-60
pp.1-4 |
| IST |
2017-03-10
10:00 |
Tokyo |
NHK Research Lab. Auditorium (Setagaya) |
A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing
Masatsugu Kobayashi, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Sayaka Shida (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe (University of Tokyo), Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masatoshi Ishikawa (University of Tokyo) |
We have developed a 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps 2×2 binning) vision chip with 3D-stacked CMOS image... [more] |
IST2017-9
pp.3-6 |
|
|
|
|
|
[Return to Top Page]
[Return to ITE Web Page]
|