ITE Technical Group Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2019-06-13 11:20
A random number generation method for hardware implemented neural networks
Sansei Hori, Hakaru Tamukoh (Kyushu Inst. of Tech.)
Abstract (in Japanese) (See Japanese page) 
(in English) This study proposes a hardware oriented random number generation method to implement a stochastically neural networks such as restricted Boltzmann machines (RBMs) into field programmable gate arrays (FPGAs). Generally, hardware oriented random number generators (RNGs) employ linear feedback shift registers (LFSRs). However, the RNGs require considerable circuit resources. Therefore, it is difficult to implement a large scale of neural network such as deep neural networks (DNNs) with the RNGs. In the proposed method, we employ the underflow bits from calculations by fixed-point numbers instead of the RNGs to reduce the circuit resources.
In this report, we implemented an RBM which employed the proposed method into a software environment and trained the MNIST dataset to evaluate it.
Keyword (in Japanese) (See Japanese page) 
(in English) Random number generators / Restricted Boltzmann machines / Digital hardware / FPGA / / / /  
Reference Info. ITE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee IEICE-SIS IPSJ-AVM 3DMT  
Conference Date 2019-06-13 - 2019-06-14 
Place (in Japanese) (See Japanese page) 
Place (in English) Fukue Culture Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Intelligent Multimedia Systems, Applied Enbedded Systems, Three-Dimensional Image Technology (3DIT), etc. 
Paper Information
Registration To IEICE-SIS 
Conference Code 2019-06-SIS-AVM-3DIT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A random number generation method for hardware implemented neural networks 
Sub Title (in English)  
Keyword(1) Random number generators  
Keyword(2) Restricted Boltzmann machines  
Keyword(3) Digital hardware  
Keyword(4) FPGA  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Sansei Hori  
1st Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
2nd Author's Name Hakaru Tamukoh  
2nd Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2019-06-13 11:20:00 
Presentation Time 20 minutes 
Registration for IEICE-SIS 
Paper #  
Volume (vol) vol.43 
Number (no)  
Page  
#Pages  
Date of Issue  


[Return to Top Page]

[Return to ITE Web Page]


The Institute of Image Information and Television Engineers (ITE), Japan