ITE Technical Group Submission System
Conference Schedule |
Online Proceedings
[Sign in]
|
|
|
|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| IST |
2024-03-27
10:05 |
Tokyo |
Kikai-Shinko-Kaikan Bldg.
(Primary: On-site, Secondary: Online) |
216 fps 672 × 512 pixel 3 μm Indirect Time-of-Flight Image Sensor with 1-Frame Depth Acquisition for Motion Artifact Suppression
Chihiro Okada, Sozo Yokogawa, Yuhi Yorikado, Katsumi Honda, Naoki Okuno, Ryohei Ikeno, Makoto Yamakoshi, Hiroshi Ito (SSS), Shohei Yoshitsune, Masatsugu Desaki, Shota Hida (SCK), Atsushi Nose, Hayato Wakabayashi, Fumihiko Koga (SSS) |
[more] |
IST2024-11
pp.1-3 |
| IST |
2017-11-13
13:00 |
Tokyo |
Morito memorial Hall |
[Invited Talk]
A 1000fps High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs and its Applications
Shinichi Yoshimura, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Masatsugu Kobayashi, Sayaka Shida, Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe, Masatoshi Ishikawa (University of Tokyo) |
A 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps at 2×2 binning mode) vision chip with 3D-stacked CMOS image sensor ha... [more] |
IST2017-60
pp.1-4 |
| IST |
2017-03-10
10:00 |
Tokyo |
NHK Research Lab. Auditorium (Setagaya) |
A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing
Masatsugu Kobayashi, Tomohiro Yamazaki, Hironobu Katayama, Shuji Uehara, Atsushi Nose, Sayaka Shida (Sony Semiconductor Solutions Co.), Masaki Odahara, Kenichi Takamiya, Yasuaki Hisamatsu, Shizunori Matsumoto (Sony LSI Design Inc.), Leo Miyashita, Yoshihiro Watanabe (University of Tokyo), Takashi Izawa, Yoshinori Muramatsu (Sony Semiconductor Solutions Co.), Masatoshi Ishikawa (University of Tokyo) |
We have developed a 1/3.2-inch 1.27Mpixel 500fps (0.31Mpixel 1000fps 2×2 binning) vision chip with 3D-stacked CMOS image... [more] |
IST2017-9
pp.3-6 |
|
|
|
|
|
[Return to Top Page]
[Return to ITE Web Page]
|