ITE Technical Group Submission System
Conference Schedule |
Online Proceedings
[Sign in]
|
|
|
|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
|
| Search Results: Conference Papers |
| Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
|
| Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
| IST |
2022-09-22
13:30 |
Tokyo |
Kikai-Shinko-Kaikan Bldg.
(Primary: On-site, Secondary: Online) |
A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency
Chihiro Tomita, Koichiro Zaitsu, Akira Matsumoto, Mizuki Nishida, Yusuke Tanaka, Hirofumi Yamashita, Yusuke Satake (SSS), Takashi Watanabe, Kunihiko Araki, Naoki Nei (SCK), Keiichi Nakazawa, Junpei Yamamoto, Mutsuo Uehara (SSS), Hiroyuki Kawashima, Yusaku Kobayashi (SCK), Tomoyuki Hirano, Keiji Tatani (SSS) |
[more] |
IST2022-34
pp.1-4 |
| IEICE-ICD, IEICE-SDM, IST [detail] |
2022-08-08
09:00 |
Online |
On-line |
[Invited Talk]
A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency
Koichiro Zaitsu, Akira Matsumoto, Mizuki Nishida, Yusuke Tanaka, Hirofumi Yamashita, Yosuke Satake (Sony Semiconductor Solutions), Takashi Watanabe, Kunihiko Araki, Naoki Nei (Sony Semiconductor Manufacturing), Keiichi Nakazawa, Junpei Yamamoto, Mutsuo Uehara (Sony Semiconductor Solutions), Hiroyuki Kawashima, Yusaku Kobayashi (Sony Semiconductor Manufacturing), Tomoyuki Hirano, Keiji Tatani (Sony Semiconductor Solutions) |
[more] |
|
| IST |
2022-03-28
09:55 |
Online |
|
3D Sequential Process Integraton for CMOS Image Sensor
Keiichi Nakazawa, Junpei Yamamoto, Shigetaka Mori, Shintarou Okamoto, Akito Shimizu, Koichi Baba, Nobutoshi Fujii, Mutsuo Uehara, Katsunori Hiramatsu, Hideomi Kumano, Akira Matsumoto, Kouichirou Zaitsu, Hidetoshi Ohnuma, Keiji Tatani, Tomoyuki Hirano, Hayato Iwamoto (Sony Semconductor Solutions Corp.) |
We developed a new structure of pixel transistors stacked over photodiode named “2-Layer Transistor Pixel Stacked CMOS I... [more] |
IST2022-12
pp.9-12 |
| IST |
2019-03-22
11:20 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Back-Illuminated 2.74 μm-Pixel-Pitch Global Shutter CMOS Image Sensor with Charge-Domain Memory Achieving a 10k e- Saturation Signal
Yoshimichi Kumagai, Ryoto Yoshita, Naoyuki Osawa, Harumi Ikeda, Kazuyoshi Yamashita, Takashi Abe, Shigetaka Kudoh (SSS), Junji Yamane, Tooru Idekoba, Shinichiro Nohdo, Yuma Ono, Sachihito Kunitake, Mitsuru Sato, Naoyuki Sato, Takayuki Enomoto (SCK), Keiichi Nakazawa, Hiroyuki Mori, Yasushi Tateshita, Keiichi Ohno (SSS) |
[more] |
IST2019-16
pp.21-25 |
|
|
|
|
|
[Return to Top Page]
[Return to ITE Web Page]
|